

# Course Design of Computer Organization

Wang Zonghui

College of Computer Science & Technology,  
Zhejiang University  
March, 2010

# topics

- 1. Verilog and Xilinx ISE
- 2. Basic logic component of datapath design
- 3. ALU and the ALU controller design
- 4. R-type instruction design
- 5. CPU controller design
- 6. Design of datapath of single-cycle clock CPU
- 7. Multiple-cycle clock CPU design
- 8. Microprogrammed CPU controller unit design
- 9. Design of datapath of Microprogrammed CPU

# Outline

- Experiment Purpose
- Experiment Task
- Basic Principle
- Operating Procedures

# Experiment Purpose


- Master the principle and design method of ALU.
- Master the principle and design method of ALU Controller.

# Experiment Task

- Implementation of 32-bit ALU.
- Implementation of ALU Controller.

# Basic Principle

- ALU
- ALUC




# R-type Instr. Format

<b>op</b>	<b>rs</b>	<b>rt</b>	<b>rd</b>	<b>shamt</b>	<b>funct</b>
<b>6 bits</b>	<b>5 bits</b>	<b>5 bits</b>	<b>5 bits</b>	<b>5 bits</b>	<b>6 bits</b>

<b>field</b>	<b>signification</b>
<b>op</b>	<b>Instruction opcode</b>
<b>rs</b>	<b>The first source operand register</b>
<b>rt</b>	<b>The second source operand register</b>
<b>rd</b>	<b>Dest. operand register, store the result</b>
<b>shamt</b>	<b>Shift amount</b>
<b>funct</b>	<b>Function field, to select an operation from the op field</b>


# ALU

Control	function	operation
000	and	Result = A & B
001	or	Result = A   B
010	add	Result = A + B
110	sub	Result = A - B
111	slt	Result = A < B ? 1 : 0



# ALU Controller

input		output
ALUop	Function	Operation
10	and	000
10	or	001
00	add	010
01	sub	110
10	slt	111



# ALU Operation Code Table

ALUop		Func (from R instruction)						operation
ALUop1	ALUop2	F5	F4	F3	F2	F1	F0	
<b>0</b>	<b>0</b>	×	×	×	×	×	×	<b>010:ADD</b>
<b>0</b>	<b>1</b>	×	×	×	×	×	×	<b>110:SUB</b>
<b>1</b>	×	×	×	<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>	<b>010:ADD</b>
<b>1</b>	×	×	×	<b>0</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>110:SUB</b>
<b>1</b>	×	×	×	<b>0</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>000:AND</b>
<b>1</b>	×	×	×	<b>0</b>	<b>1</b>	<b>0</b>	<b>1</b>	<b>001: OR</b>
<b>1</b>	×	×	×	<b>1</b>	<b>0</b>	<b>1</b>	<b>0</b>	<b>111:SLT</b>

# Experiment Content

- ALU: FPGA Verification.
- ALU Controller: FPGA Verification.

# ALU I/O

- Input
  - 3 slide switches for ALU Controller code
  - 2 slide switches for Output control.
- Output
  - 4 LED tubes

2 switches	output
<b>00</b>	<b>A = 1122</b>
<b>01</b>	<b>B = 3344</b>
<b>1×</b>	<b>Result: A op B</b>

3 switches	Control input	Operation result
<b>000</b>	<b>and</b>	<b>1100</b>
<b>001</b>	<b>or</b>	<b>3366</b>
<b>010</b>	<b>add</b>	<b>4466</b>
<b>110</b>	<b>sub</b>	<b>ddde</b>
<b>111</b>	<b>slt</b>	<b>0001</b>

# ALU Controller I/O

- Input
  - 2 buttons for ALUop
  - 4 slide switches for function code
  - 2 slide switches for Output control.
- Output
  - 4 LED tubes

# Precaution(1)

- ALU top

```
module alu_top(clk, switch, o_seg, o_sel)
```

```
...
```

```
    alu M1(i_r, i_s, switch[4:2], o_zf, disp_code);
```

```
    display M3(clk, disp_num, o_seg, o_sel);
```

```
    assign disp_num = switch[0]?disp_code: (switch[1]?i_r:i_s);
```

```
end module
```

# Precaution(2)

- ALU Controller top

```
module aluc_top(clk, btn, swtich, o_seg, o_sel)
```

```
...
```

```
alu M1(i_r, i_s, aluc, o_zf, disp_code);
```

```
aluc M2 (btn, swtich[5:2], aluc);
```

```
display M3(clk, disp_num, o_seg, o_sel);
```

```
assign disp_num = switch[0]?disp_code: (switch[1]?i_r:i_s);
```

```
end module
```